



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/656,888	09/05/2003	Jukka-Pekka Vihmalo	944-003.180	1528

4955 7590 03/23/2006

WARE FRESSOLA VAN DER SLUYS &
ADOLPHSON, LLP
BRADFORD GREEN BUILDING 5
755 MAIN STREET, P O BOX 224
MONROE, CT 06468

EXAMINER

VO, THANH DUC

ART UNIT	PAPER NUMBER
----------	--------------

2189

DATE MAILED: 03/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/656,888	Applicant(s) VIHMALO ET AL.	
	Examiner Thanh D. Vo	Art Unit 2189	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 January 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5-17 and 19-35 is/are rejected.
- 7) ☒ Claim(s) 4 and 18 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 05 September 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 10/9/2003
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. This Office Action is responsive to the Application filed on September 5, 2003.
Claims 1-35 are presented for examination. Claims 1-35 are pending.

Information Disclosure Statement

2. The information disclosure statement (IDS) submitted on October 9, 2003 was filed after the mailing date of the Application on September 5, 2003. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Claim Objections

3. Claim 33 is objected to because of the following informalities:
Claim 33 appears to depend on claim 32 instead of claim 1. Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 8, 9, and 32-33 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Claim 8 discloses a method wherein the step of copying or relocating steps are identical and claim 9 discloses a method wherein the step of copying or relocating are not necessarily identical. The subject matter set forth in claims 8 and 9 and the specification failed to enable one to relate on how the steps of copying or relocating are either identical or not necessarily identical.

Claim 32 discloses "a pointer signal containing a physical address pointer in means for containing data to be accessed for enabling an at least one further data relocation of the data located at the physical address and optionally an address of a first memory pointer." The limitation set forth failed was not described in the specification in such a way to enable the Examiner to determine a particular subject matter which the Applicant intends to claim.

Dependent claim 33 is also rejected as having the same deficiencies as the claim it depends from.

Art Unit: 2189

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 15, and 32-33 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 15 recites the limitation "the triggering signals" in line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim 32 recites the limitation "the physical address" in line 18. There is insufficient antecedent basis for this limitation in the claim.

Further in claim 32, lines 15-19 are vague and failed to particularly point out the claim subject matter.

Examiner was not able to determine whether the claim 32 claims:

"means for providing to the means for providing the data-relocation signal in response to the update signal; and a pointer signal... of a first memory pointer."

or, "means for providing to the means for providing the data-relocation signal; and in response to the update signal, a pointer signal containing... of a first memory pointer."

All dependent claims are rejected as having the same deficiencies as the claims they depend from.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1, 2, 5-17, 20-22, 24-32, and 34 are rejected under 35 U.S.C. 102(e) as being anticipated by Chang et al. (hereinafter Chang) of U.S. Publication 2004/0177212.

With respect to independent claims 1, 20, 32, and 34:

As per claims 1 and 34, Chang disclosed a method for wear leveling of a multi-block memory containing data, usable in multi-block memory activities, comprising the steps of:

detecting an at least one triggering signal (Fig. 3, item 304); and

copying or relocating the data of an at least one first memory block containing an at least one memory element of the multi-block memory to an at least one second memory block of the multi-block memory after detecting the at least one triggering signal, wherein said at least one second memory block does not contain said data before said copying or relocating (Fig. 4, item 420, Fig. 6, item 612, and page 8, paragraph 0078, lines 1-7);

wherein said at least one second memory block does not contain said data before said copying or relocating is an inherent feature of Chang since "said data" does not exist in "the second block", otherwise it would be redundant and inefficient to copy or relocate "said data" from "the first block" to "the second block" in Chang.

As per claims 20 and 32, Chang disclosed a multi-block memory containing data, usable in multi-block memory activities (See Fig. 1b, item 11);

a memory pointer controller (Fig. 1a, item 128), responsive to the update signal (Fig. 1a, item 130, and Fig. 3, item 304), wherein interface 130 will inherently comprising data signaling to memory controller 128;

a memory wear controller (Fig. 1b, item 128), responsive to a triggering signal (Fig. 1a, item 130) or to a further triggering signal (Fig. 1b, item 15), for providing a data-relocation signal (Fig. 1b, item 17) to the multi-block memory (Fig. 1b, item 11) to relocate the data from an at least one first memory block containing an at least one memory element of the multi-block memory to an at least one second memory block of the multi-block memory (Fig. 4, item 420, Fig. 6, item 612, and page 8, paragraph 0078, lines 1-7);

wherein said at least one second memory block does not contain said data before said copying or relocating is an inherent feature of Chang since "said data" does not existed in "the second block", otherwise it would be redundant and inefficient to copy or relocate "said data" from "the first block" to "the second block" in Chang.

With respect to claims 2, 5-17, 21, 22, and 24-31:

As per claims 2, 5, 28, and 29, Chang disclosed a method, wherein each of the at least one first memory block and the at least one second memory block contains only one memory element (claims 2 and 28) or contains more than one memory element (claims 5 and 29). See paragraph 0008, wherein a block is generally a

Art Unit: 2189

storage element contain at least one memory page and a block will comprise only one page (one storage element) if the page size is equal to the block size;

wherein said at least one second memory block does not contain said data before said copying or relocating is an inherent feature of Chang since "said data" does not exist in "the second block", otherwise it would be redundant and inefficient to copy or relocate "said data" from "the first block" to "the second block" in Chang.

As per claims 3, 19, 23, 33, and 35, the method of updating a first memory pointer originally pointed to the at least one second memory block before said copying or relocating to point to the at least one first memory block after said copying or relocating is an inherent feature in Chang since updating a memory pointer to be pointed to a new data location after the data was moved is required in the computer art in order to avoid data being misallocated and taking up the unnecessary storage area.

As per claim 6, Chang disclosed a wherein the data of an at least one additional block of the multi-block memory is relocated to an at least one further additional block of the multi-block memory after detecting the at least one triggering signal. See Fig. 4, item 420, Fig. 6, item 612, and page 8, paragraph 0078, lines 1-7.

wherein said at least one second memory block does not contain said data before said copying or relocating is an inherent feature of Chang since "said data" does not exist in "the second block", otherwise it would be redundant and inefficient to copy or relocate "said data" from "the first block" to "the second block" in Chang.

As per claims 7 and 21, Chang disclosed a method, wherein said copying or relocating is performed according to predetermined criteria. See Fig. 4, wherein the copying is performing at a predetermined algorithm according to the flow chart.

As per claim 10, Chang disclosed a method, wherein said copying or relocating of the data occurs only after detecting a predetermined number of the at least one triggering signal. See Fig. 4, item 408, wherein the copying is occurred after determined that erase count is low compared to the average. The number of triggering signal is equivalent to the number of erasure triggered by the number of access request.

As per claim 11, Chang disclosed a method, wherein the at least one triggering signal corresponds to a read operation. See Fig. 3, item 306, wherein the obtaining after the initialization request is equivalent to the read operation.

As per claim 12, Chang disclosed a method, wherein the at least one triggering signal corresponds to a write operation. See Fig. 3, item 340, wherein storing is equivalent to write operation.

As per claim 13, a time clock pulse is an inheritance feature in the computer art at the hardware level wherein the falling edge pulse or the rising edge clock pulse will trigger a predetermined operation which would have been programmed by those skilled

Art Unit: 2189

in the art in order to synchronize the all of the components and the operation of a computer to work together and maintaining the data and time.

As per claim 14, Chang disclosed a method, wherein the at least one triggering signal corresponds to the detection of a predetermined number of read/write operations or clock pulses. Claim 14 comprising the subject matters which already claimed in claims 11-13. Therefore, claim 14 is rejected under the same rationale as in combination of 11-13.

As per claim 15, Chang disclosed a method, wherein said copying or relocating of the data occurs a predetermined number of times between the triggering signals. See Fig. 4, wherein the triggering signal is equivalent to the number of triggering signals from the erasure trigger and the memory blocks are being relocated after a predetermined number of erasure counts.

As per claim 16, Chang disclosed a method further comprising the step of:
counting the usage of the individual memory blocks of the multi-block memory
(See Fig. 13, item 1304);

wherein said copying or relocating is performed according to predetermined criteria, said predetermined criteria includes considerations for said counting (See Fig. 4, items 404-424).

As per claim 17, Chang disclosed a method, wherein all the data contained in the multi-block memory (10) is copied or relocated at the same time. See Fig. 4, item 416 and 420, wherein the contents of block A is being copied to block B at the same time.

As per claim 22, Chang disclosed an electronic device, wherein the memory pointer signal contains a physical address (Fig. 5a, mapping table 462 with physical block address) in the multi-block memory to be accessed for enabling an at least one further data relocation of the data located at the physical address and optionally an address of a first memory pointer. See Fig. 4, item 420, Fig. 6, item 612, and page 8, paragraph 0078.

As per claim 24, Chang disclosed an electronic device, wherein the memory wear controller and the memory pointer controller are implemented as a combination of software and hardware components. See paragraph 0048, lines 9-11 and paragraph 0056, lines 1-7, wherein the software is executed by microprocessor.

As per claim 25, Chang disclosed an electronic device, wherein the memory wear controller and the memory pointer controller are implemented as hardware. See page 4, paragraph 0049, lines last sentence, wherein the microprocessor as an hardware implemented to execute and control the memory control system.

As per claim 26, Chang disclosed an electronic device, wherein the hardware is implemented using a finite state machine. See page 5, paragraph 0051, lines 4-5, wherein the finite state machine is implemented in the memory control system.

As per claim 27, Chang disclosed an electronic device, wherein the memory wear controller and the memory pointer controller are implemented as software. See page 5, paragraph 0056, lines 4-6, wherein the software/code enable the memory to be addressed, read, or stored into.

As per claim 30, Chang disclosed an electronic device, wherein said copying or relocating of the data from the at least one first memory block and updating the location of the memory pointers are performed according to predetermined criteria. See Fig. 4, wherein the copying is performing at a predetermined algorithm according to the flow chart.

As per claim 31, a triggering detector responsive to a triggering signal is an inheritance feature in the computer art since signal triggering is required in order to enable the communication between the circuit components such as processor, memory, and memory controller.

Allowable Subject Matter

7. Claims 4 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

In respect to claim 4, Chang and relevant prior arts failed to disclose a method as disclosed in claim 4.

In respect to claim 18, Chang and relevant prior arts failed to disclose the memory addressing configuration as disclosed in claim 18.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Jou et al. of U.S. Patent 5,568,428 disclosed an algorithm to sort the usage value of each block of flash memory so that each block of memory is evenly accessed to prevent the data access being concentrated on one area or one memory block of the flash memory which will result an early failure on that particular area or block.

Lofgren et al. of U.S. Publication 2003/0227804 disclosed a memory system wherein each bank of the memory are monitor and detecting the uneven uses between the bank then have their addresses periodically swapped for each other to even out the usage over the life time of the memory.

Art Unit: 2189


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh D. Vo whose telephone number is (571) 272-0708. The examiner can normally be reached on M-F 9AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald G. Bragdon can be reached on (571) 272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Thanh Vo
Patent Examiner
Art Unit: 2189
03/13/2006



REGINALD G. BRAGDON
PRIMARY EXAMINER